Author: Estefania Nunez-Bajo; Michael Kasimatis; Yasin Cotur; Tarek Asfour; Alex Collins; Ugur Tanriverdi; Max Grell; Matti Kaisti; Guglielmo Senesi; Karen Stevenson; Firat Guder
Title: Ultra-Low-Cost Integrated Silicon-based Transducer for On-Site, Genetic Detection of Pathogens Document date: 2020_3_25
ID: 7a3wdduq_17
Snippet: At room temperature, the electrical resistance of a batch of TriSilix chips was 5.4±0.6 Ω (N=37) which varied linearly (with a negative slope of -6.1±0.4×10 -3 °C -1 ; R 2 = 0.9991, N=5) with the temperature measured within the range from room temperature to 110 °C ( Figure 3B ). By measuring the electrical resistance of the Si substrate, using the two electrical contacts at the bottom of the chip, the temperature of the TriSilix chip can .....
Document: At room temperature, the electrical resistance of a batch of TriSilix chips was 5.4±0.6 Ω (N=37) which varied linearly (with a negative slope of -6.1±0.4×10 -3 °C -1 ; R 2 = 0.9991, N=5) with the temperature measured within the range from room temperature to 110 °C ( Figure 3B ). By measuring the electrical resistance of the Si substrate, using the two electrical contacts at the bottom of the chip, the temperature of the TriSilix chip can be precisely identified after calibration against a reference author/funder. All rights reserved. No reuse allowed without permission.
Search related documents:
Co phrase search for related documents- electrical resistance and room temperature: 1, 2
- electrical resistance and Si substrate: 1
- electrical resistance and TriSilix chip: 1
- negative slope and TriSilix chip: 1
- negative slope and TriSilix chip temperature: 1
- range measure and room temperature: 1
- range measure and TriSilix chip: 1
- room temperature and Si substrate: 1
- room temperature and TriSilix chip: 1, 2
- Si substrate and TriSilix chip: 1, 2
- Si substrate and TriSilix chip temperature: 1
Co phrase search for related documents, hyperlinks ordered by date